Abstract: By using the Wallace Tree multipliers architecture and improving the adder in each Wallace Tree phase, reduce the unnecessary latency. The dominant logic primitive was used for addition ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback